The ISIS synchrotron at the Rutherford Appleton L boratory in the UK now routinely uses a dual harmonic RF system to accelerate µA to run two target stations simultaneously. The accel ation in the ISIS synchrotron is provided by six fund mental frequency (1RF) and four second harmonic (2RF)
RF cavities. The 1RF systems are required to sweep from 1.3MHz to 3.1MHz during the 10ms acceleration period, repeated at 50Hz, with the 2RF syste 2.6MHz to 6.3MHz. The existing analogue LLRF control system has been in service for over 30 years and is now showing some signs of old age and spare parts are beco ing difficult to source. In order to overcome this and to give more stable each of the cavities, changes have been made to the LLRF control system. A new FPGA based combined frequency law generator / master oscillator has been implemented using "off-the based FlexRIO modules. This initial design has been successfully used during the ISIS operational cycles for over three years. This paper reports on the commissioning of the FlexRIO system, the implementation and recent testing of the cavity control l al replacement of remaining parts of the LPRF system.
The ISIS synchrotron supplied first beam to in December 1984 ring where they a before extraction and transport to the target station (TS1).
The proton beam i loaded RF cavities. current ranging from 200A to 2000A during the 10ms accelerating period to tune the cavity from 1.3MHz at injection to 3.1MHz at extraction. Since then, there have been several upgrades to the machine. These include the addition, at the turn of the millennium, of four second harmonic (H=4) to 6.3MHz. These enabled the stable acceleration of the higher beam current needed to supply a second target station (TS2 at 10Hz) and whilst maintaining the same mean beam current to TS1 and target at 40Hz.
The ISIS Synchrotron LLRF system provides the RF signal to each of the sweep is produced by the (FLG) which takes in a one of the Synchrotron dipole to give B and then mapped to an output voltage corr
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A. Seville † The ISIS synchrotron at the Rutherford Appleton L boratory in the UK now routinely uses a dual harmonic RF system to accelerate beam currents in excess of 230 A to run two target stations simultaneously. The accel ation in the ISIS synchrotron is provided by six fund mental frequency (1RF) and four second harmonic (2RF) RF cavities. The 1RF systems are required to sweep from 1.3MHz to 3.1MHz during the 10ms acceleration period, repeated at 50Hz, with the 2RF syste 2.6MHz to 6.3MHz. The existing analogue LLRF control system has been in service for over 30 years and is now showing some signs of old age and spare parts are beco ing difficult to source. In order to overcome this and to give more stable control of the phase of the RF voltage at each of the cavities, changes have been made to the LLRF control system. A new FPGA based combined frequency law generator / master oscillator has been implemented the-shelf" National Instruments PXI based FlexRIO modules. This initial design has been successfully used during the ISIS operational cycles for three years. This paper reports on the commissioning of the FlexRIO system, the implementation and recent testing of the cavity control l al replacement of remaining parts of the LPRF system.
INTRODUCTION
The ISIS synchrotron supplied first beam to in December 1984. 70MeV ring where they are stripped and acceler before extraction and transport to the target station (TS1).
The proton beam is accelerated by six loaded RF cavities. These current ranging from 200A to 2000A during the 10ms celerating period to tune the cavity from 1.3MHz at injection to 3.1MHz at extraction. Since then, there have been several upgrades to the machine. These include the addition, at the turn of the millennium, of four second (H=4) RF cavities to 6.3MHz. These enabled the stable acceleration of the higher beam current needed to supply a second target station (TS2 at 10Hz) and whilst maintaining the same mean beam current to TS1 and Hz. The ISIS Synchrotron LLRF system provides the RF signal to each of the 10 is produced by the (FLG) which takes in a B ሶ one of the Synchrotron dipole to give B and then mapped to an output voltage corr
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The ISIS synchrotron at the Rutherford Appleton L boratory in the UK now routinely uses a dual harmonic beam currents in excess of 230 A to run two target stations simultaneously. The accel ation in the ISIS synchrotron is provided by six fund mental frequency (1RF) and four second harmonic (2RF) RF cavities. The 1RF systems are required to sweep from 1.3MHz to 3.1MHz during the 10ms acceleration period, repeated at 50Hz, with the 2RF systems sweeping from 2.6MHz to 6.3MHz. The existing analogue LLRF control system has been in service for over 30 years and is now showing some signs of old age and spare parts are beco ing difficult to source. In order to overcome this and to control of the phase of the RF voltage at each of the cavities, changes have been made to the LLRF control system. A new FPGA based combined frequency law generator / master oscillator has been implemented shelf" National Instruments PXI based FlexRIO modules. This initial design has been successfully used during the ISIS operational cycles for three years. This paper reports on the commissioning of the FlexRIO system, the implementation and recent testing of the cavity control loops and plans for the grad al replacement of remaining parts of the LPRF system.
INTRODUCTION
The ISIS synchrotron supplied first beam to . 70MeV H ି ions are inje re stripped and acceler before extraction and transport to the target station (TS1). s accelerated by six These RF cavities a current ranging from 200A to 2000A during the 10ms celerating period to tune the cavity from 1.3MHz at injection to 3.1MHz at extraction. Since then, there have been several upgrades to the machine. These include the addition, at the turn of the millennium, of four second RF cavities [1] , sweeping to 6.3MHz. These enabled the stable acceleration of the higher beam current needed to supply a second target station (TS2 at 10Hz) and whilst maintaining the same mean beam current to TS1 and the intermediate muon
The ISIS Synchrotron LLRF system provides the RF 10 accelerating cavities. The RF is produced by the Frequency Law Generator ሶ signal from a search coil within one of the Synchrotron dipole magnets. to give B and then mapped to an output voltage corr
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The ISIS synchrotron at the Rutherford Appleton L boratory in the UK now routinely uses a dual harmonic beam currents in excess of 230 A to run two target stations simultaneously. The accel ation in the ISIS synchrotron is provided by six fund mental frequency (1RF) and four second harmonic (2RF) RF cavities. The 1RF systems are required to sweep from 1.3MHz to 3.1MHz during the 10ms acceleration period, ms sweeping from 2.6MHz to 6.3MHz. The existing analogue LLRF control system has been in service for over 30 years and is now showing some signs of old age and spare parts are beco ing difficult to source. In order to overcome this and to control of the phase of the RF voltage at each of the cavities, changes have been made to the LLRF control system. A new FPGA based combined frequency law generator / master oscillator has been implemented shelf" National Instruments PXI-exp based FlexRIO modules. This initial design has been successfully used during the ISIS operational cycles for three years. This paper reports on the commissioning of the FlexRIO system, the implementation and recent oops and plans for the grad al replacement of remaining parts of the LPRF system.
INTRODUCTION
The ISIS synchrotron supplied first beam to the target re injected into the re stripped and accelerated to 800MeV before extraction and transport to the target station (TS1). s accelerated by six, H=2, ferrite cavities are biased with a current ranging from 200A to 2000A during the 10ms celerating period to tune the cavity from 1.3MHz at injection to 3.1MHz at extraction. Since then, there have been several upgrades to the machine. These include the addition, at the turn of the millennium, of four second , sweeping from 2.6MHz to 6.3MHz. These enabled the stable acceleration of the higher beam current needed to supply a second target station (TS2 at 10Hz) and whilst maintaining the same the intermediate muon
The ISIS Synchrotron LLRF system provides the RF accelerating cavities. The RF cy Law Generator signal from a search coil within . This is integrated to give B and then mapped to an output voltage corr
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The ISIS synchrotron at the Rutherford Appleton Laboratory in the UK now routinely uses a dual harmonic beam currents in excess of 230 A to run two target stations simultaneously. The acceleration in the ISIS synchrotron is provided by six fundamental frequency (1RF) and four second harmonic (2RF) RF cavities. The 1RF systems are required to sweep from 1.3MHz to 3.1MHz during the 10ms acceleration period, ms sweeping from 2.6MHz to 6.3MHz. The existing analogue LLRF control system has been in service for over 30 years and is now showing some signs of old age and spare parts are becoming difficult to source. In order to overcome this and to control of the phase of the RF voltage at each of the cavities, changes have been made to the LLRF control system. A new FPGA based combined frequency law generator / master oscillator has been implemented express based FlexRIO modules. This initial design has been successfully used during the ISIS operational cycles for three years. This paper reports on the commissioning of the FlexRIO system, the implementation and recent oops and plans for the gradual replacement of remaining parts of the LPRF system. target cted into the ated to 800MeV before extraction and transport to the target station (TS1). ferrite re biased with a current ranging from 200A to 2000A during the 10ms celerating period to tune the cavity from 1.3MHz at injection to 3.1MHz at extraction. Since then, there have been several upgrades to the machine. These include the addition, at the turn of the millennium, of four second from 2.6MHz to 6.3MHz. These enabled the stable acceleration of the higher beam current needed to supply a second target station (TS2 at 10Hz) and whilst maintaining the same the intermediate muon
The ISIS Synchrotron LLRF system provides the RF accelerating cavities. The RF cy Law Generator signal from a search coil within is integrated to give B and then mapped to an output voltage corre-sponding to the RF frequency. This voltage is then summed with the outputs of the phase loop (which damps beam dipole oscillations), the radial loop ( beam) and the bunch length loop (designed to damp qua rupole beam oscillations and ease extraction between the two bunches) and then fed into the Master Oscillator.
Within the beam loops, the RF system has control loops to control the amplitude, phase and tuning of each RF cavity as depicted in figure 1.
Figure 1
The original analogue controls for these systems have been in place, now, for over recent 2RF controls are showing signs of ageing and sourcing replacement components is becoming increa ingly difficult.
INITIAL
Following the commissioning of the 2RF systems in 2004, plans were made to design FLG and Master Oscillator [2] modules based on the then new Lattice FPGA devices. These mo ules were never fully commissioned, partly due to staff turnover, but their designs were used to inform the later Digital At this forward beam compensation (FFBC) units. These had been installed to compensate for beam loading of the RF cavities as beam intensities increased by applying a vari ble gain and d summing with the RF drive signal to the cavity from the LLRF system. tal filter implemented within a National Instrument It soon becam might be able to provide a of the LLRF control system. To this end an initial Master Osci to investigate the was pr ________________________________ † Andrew.Seville@stfc.ac.uk
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I. S. K. Gardner, R. J. Mathieson, STFC sponding to the RF frequency. This voltage is then summed with the outputs of the phase loop (which damps beam dipole oscillations), the radial loop (which beam) and the bunch length loop (designed to damp qua rupole beam oscillations and ease extraction between the two bunches) and then fed into the Master Oscillator.
Within the beam loops, the RF system has trol loops to control the amplitude, phase and tuning each RF cavity as depicted in figure 1.
Figure 1: ISIS Synchrotron LLRF Co
INITIAL OBSOLESCENCE
Following the commissioning of the 2RF systems in 2004, plans were made to design FLG and Master Oscillator [2] modules based on the then new Lattice FPGA devices. These mo ules were never fully commissioned, partly due to staff turnover, but their designs were used to inform the later Digital-LPRF upgrade project.
At this time, plans were made to upgrade the feed forward beam compensation (FFBC) units. These had been installed to compensate for beam loading of the RF cavities as beam intensities increased by applying a vari ble gain and delay to a beam intensity signal, before summing with the RF drive signal to the cavity from the LLRF system. The upgrade design tal filter implemented within a National Instrument It soon became apparent that the FlexRIO platform might be able to provide a of the LLRF control system. To this end an initial Master Oscillator design was implemented on the to investigate the was produced in around six months, which co ___________________________________________ † Andrew.Seville@stfc.ac.uk
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I. S. K. Gardner, R. J. Mathieson, STFC, Didcot sponding to the RF frequency. This voltage is then summed with the outputs of the phase loop (which damps beam dipole oscillations), the ch maintains the horizontal position of the beam) and the bunch length loop (designed to damp qua rupole beam oscillations and ease extraction between the two bunches) and then fed into the Master Oscillator.
Within the beam loops, the RF system has trol loops to control the amplitude, phase and tuning each RF cavity as depicted in figure 1 .
ISIS Synchrotron LLRF Co
The original analogue controls for these systems have been in place, now, for over recent 2RF controls are showing signs of ageing and sourcing replacement components is becoming increa OBSOLESCENCE Following the commissioning of the 2RF systems in 2004, plans were made to design FLG and Master Oscillator [2] modules based on the then new Lattice FPGA devices. These mo ules were never fully commissioned, partly due to staff turnover, but their designs were used to inform the later upgrade project. time, plans were made to upgrade the feed forward beam compensation (FFBC) units. These had been installed to compensate for beam loading of the RF cavities as beam intensities increased by applying a vari elay to a beam intensity signal, before summing with the RF drive signal to the cavity from the he upgrade design tal filter implemented on the new FlexRIO FPGA within a National Instruments PXI crate. e apparent that the FlexRIO platform might be able to provide a means of of the LLRF control system. To this end an initial Master lator design was implemented on the to investigate the potential for this approach.
duced in around six months, which co ___________ † Andrew.Seville@stfc.ac.uk
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Didcot, UK sponding to the RF frequency. This voltage is then summed with the outputs of the 3 beam loops: the b phase loop (which damps beam dipole oscillations), the the horizontal position of the beam) and the bunch length loop (designed to damp qua rupole beam oscillations and ease extraction between the two bunches) and then fed into the Master Oscillator.
ISIS Synchrotron LLRF Control System.
The original analogue controls for these systems have 35 years. Even the more recent 2RF controls are showing signs of ageing and sourcing replacement components is becoming increa
OBSOLESCENCE PLANNING
Following the commissioning of the 2RF systems in 2004, plans were made to design replacement units for the FLG and Master Oscillator [2] modules. based on the then new Lattice FPGA devices. These mo ules were never fully commissioned, partly due to staff turnover, but their designs were used to inform the later time, plans were made to upgrade the feed forward beam compensation (FFBC) units. These had been installed to compensate for beam loading of the RF cavities as beam intensities increased by applying a vari elay to a beam intensity signal, before summing with the RF drive signal to the cavity from the he upgrade design included a swept dig on the new FlexRIO FPGA PXI crate. e apparent that the FlexRIO platform means of replacement for more of the LLRF control system. To this end an initial Master lator design was implemented on the FPGA potential for this approach. duced in around six months, which co
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UK sponding to the RF frequency. This voltage is then 3 beam loops: the beam phase loop (which damps beam dipole oscillations), the the horizontal position of the beam) and the bunch length loop (designed to damp quadrupole beam oscillations and ease extraction between the two bunches) and then fed into the Master Oscillator.
Within the beam loops, the RF system has individual trol loops to control the amplitude, phase and tuning trol System.
The original analogue controls for these systems have 35 years. Even the more recent 2RF controls are showing signs of ageing and sourcing replacement components is becoming increas-PLANNING Following the commissioning of the 2RF systems in replacement units for the . These were based on the then new Lattice FPGA devices. These modules were never fully commissioned, partly due to staff turnover, but their designs were used to inform the later time, plans were made to upgrade the feedforward beam compensation (FFBC) units. These had been installed to compensate for beam loading of the RF cavities as beam intensities increased by applying a variaelay to a beam intensity signal, before summing with the RF drive signal to the cavity from the included a swept digion the new FlexRIO FPGA module, e apparent that the FlexRIO platform replacement for more of the LLRF control system. To this end an initial Master FPGA module potential for this approach. The design duced in around six months, which compared sponding to the RF frequency. This voltage is then eam phase loop (which damps beam dipole oscillations), the the horizontal position of the drupole beam oscillations and ease extraction between the idual trol loops to control the amplitude, phase and tuning
The original analogue controls for these systems have 35 years. Even the more recent 2RF controls are showing signs of ageing and s-Following the commissioning of the 2RF systems in replacement units for the These were dules were never fully commissioned, partly due to staff turnover, but their designs were used to inform the later forward beam compensation (FFBC) units. These had been installed to compensate for beam loading of the RF aelay to a beam intensity signal, before summing with the RF drive signal to the cavity from the i-, e apparent that the FlexRIO platform replacement for more of the LLRF control system. To this end an initial Master module sign pared favourably to the 3 years it had taken for the Lattice FPGA
The use of the FlexRIO platform fit limited resources: a small RF team already suppor operation of an operational machine running 24/7 for 200 days per year. Buying "off save considerable development time. View licence agreement in place with ments, which include opment mod community on site at RAL on both for su
DIGITAL LLRF DEVELOP
A staged impleme was adopted, starting Oscillator (MO), and then replace more and more of the existing sy suited to the reconfigurable n and would also allow conf grow follow projects using Diagnostics the deployed digital sy would have to be si FPGA code period of d beam, howev usually sched each user cycle.
The MO code was i module and front end tran 2013. In August 2014, this had been e the functionality of the Master Oscillator, within crate, as shown in figure 2.
Figure 2: Digital FLG /Master Oscillator
The B ሶ and Beam loop signals were fed into a NI5734 4 channel digitiser adapter, a module, on which a 17 bit word was ge sponding to the frequency increment ( transmitted across the PXI Peer (P2P) streaming to a and used as the counter increment in a DDS, which was then output on one of the Transceiver adapter system in place of the origi A second LO system was then ad frequency doubler to generate the bly to the 3 years it had taken for the Lattice FPGAbased design to be built and configured.
The use of the FlexRIO platform fit limited resources: a small RF team already suppor operation of an operational machine running 24/7 for 200 days per year. Buying "off considerable development time. View licence agreement in place with which includes use of dule, so there was a strong La ty on site at RAL for support and for f DIGITAL LLRF DEVELOP staged implementation of the d , starting with tor (MO), and then place more and more of the existing sy the reconfigurable n and would also allow conf wing some reliabi projects using Windows PXI controllers section. The process of reverting back the deployed digital system to be simple and was designed development. Testing the sy ver, was limited to the m duled within a 2 each user cycle.
The MO code was im ule and front end tran gust 2014, this had been e tionality of the beam loop summing a Master Oscillator, within crate, as shown in figure 2.
igital FLG /Master Oscillator and Beam loop signals were fed into a NI5734 4 channel digitiser adapter, a module, on which a 17 bit word was ge sponding to the frequency increment ( transmitted across the PXI Peer (P2P) streaming to a nd used as the counter increment in a DDS, which was then output on one of the ceiver adapter and tem in place of the origi A second LO system was then ad cy doubler to generate the bly to the 3 years it had taken for the design to be built and configured. and Beam loop signals were fed into a NI5734 4tached to the FLG FPGA ed correwas then plane via Peer-totor (LO) FPGA, nd used as the counter increment in a DDS, which was nels of the NI5781 fed into the existing analogue included a cy sweep, with the add 2RF sy to a NI5782 model with two input/output cha pled at up to 250MHz. This was successfully tested with beam in August 2014.
However, when the above system was expanded to be used with more LO FPGAs, the increased time taken to send the with ‫ܨ‬ ୧୬ୡ This delay was compounded by the use of the PXI express backplane for system configuration data, which sporad mani beam phase loop leading to dramatic beam losses.
A faster means of broadcasting by modulating the 17 bit word over the four of the PXI trigger lines, with a 40MHz was
In February 2016, the system was used to supply the RF signa ISIS user cycle. The system was configured to provide a single 1RF input sweep to the analogue LLRF system and a θ analogue cavity control loops The mini age monitor and The cavity tuning loop bandwidth is the loop error is reduced by applying a calculated tune" the cavity b the additional dynamic phase offset ( 2RF systems. The to a NI5782 model with two input/output cha pled at up to 250MHz. This was successfully tested with beam in August 2014.
However, when the above system was expanded to be used with more LO FPGAs, the increased time taken to send the ‫ܨ‬ ୧୬ୡ word over with the PXI-express update period This delay was compounded by the use of the PXI express backplane for system configuration data, which sporadically disrup nifested itself during beam tests in inst beam phase loop leading to dramatic beam losses.
A faster means of broadcasting by modulating the 17 bit word over the four of the PXI trigger lines, with a 40MHz was successfully tested with beam in April 2015.
In February 2016, the system was used to supply the RF signals to the analogue LLRF system throughout the ISIS user cycle. The system was configured to provide a single 1RF input sweep to the analogue LLRF system and phase modulated 2RF sweep into each of the 2RF analogue cavity control loops 
CAVITY TUNING
The analogue RF cavity tuning loop minimising the phase error ge monitor and The cavity tuning loop bandwidth is the loop error is reduced by applying a calculated " correction function the cavity bias reg tional dynamic phase offset ( he LO transceiver adapter to a NI5782 model with two input/output cha pled at up to 250MHz. This was successfully tested with beam in August 2014.
However, when the above system was expanded to be used with more LO FPGAs, the increased time taken to word over multiple express switch fabric delay update period to be increased This delay was compounded by the use of the PXI express backplane for system configuration data, which disrupted the broadcast data stream. Th fested itself during beam tests in inst beam phase loop leading to dramatic beam losses.
A faster means of broadcasting by modulating the 17 bit word over the four of the PXI trigger lines, with a 40MHz bit successfully tested with beam in April 2015. In February 2016, the system was used to supply the ls to the analogue LLRF system throughout the ISIS user cycle. The system was configured to provide a single 1RF input sweep to the analogue LLRF system and phase modulated 2RF sweep into each of the 2RF analogue cavity control loops as shown in Figure   LLRF Configuration for first user cycle.
The Frequency law trim function and the tion were obtained from the ISIS VISTA controls via a UDP based LabView program veloped by Tim Gray in the ISIS Controls This system, with occasional code updates, formed the basis of ISIS operations for the nex evelop the cavity vol
RF cavity tuning loop phase error between the cavity g ge monitor and a monitor of the Tetrode grid voltage. The cavity tuning loop bandwidth is the loop error is reduced by applying a calculated function [3] be ias regulator, as shown in figure tional dynamic phase offset (θ) required for the ceiver adapters were to a NI5782 model with two input/output cha pled at up to 250MHz. This was successfully tested with However, when the above system was expanded to be used with more LO FPGAs, the increased time taken to multiple P2P streams switch fabric delay, to be increased from 2.6µs to 5.2µs. This delay was compounded by the use of the PXI express backplane for system configuration data, which the broadcast data stream. Th fested itself during beam tests in inst beam phase loop leading to dramatic beam losses.
A faster means of broadcasting ‫ܨ‬ ୧୬ୡ was by modulating the 17 bit word over the four of the PXI bit-rate (on each line) successfully tested with beam in April 2015. In February 2016, the system was used to supply the ls to the analogue LLRF system throughout the ISIS user cycle. The system was configured to provide a single 1RF input sweep to the analogue LLRF system and phase modulated 2RF sweep into each of the 2RF as shown in Figure   LLRF Configuration for first user cycle.
The Frequency law trim function and the tion were obtained from the ISIS VISTA controls via a UDP based LabView program, dubbed "PixyBro veloped by Tim Gray in the ISIS Controls This system, with occasional code updates, formed the tions for the next three years, d velop the cavity voltage control loops
RF cavity tuning loop is controlled by between the cavity g a monitor of the Tetrode grid voltage. The cavity tuning loop bandwidth is 5kHz or so, and so the loop error is reduced by applying a calculated before sending the , as shown in figure 4 ) required for the s were upgraded to a NI5782 model with two input/output channels sampled at up to 250MHz. This was successfully tested with However, when the above system was expanded to be used with more LO FPGAs, the increased time taken to P2P streams, combined required the from 2.6µs to 5.2µs. This delay was compounded by the use of the PXIexpress backplane for system configuration data, which the broadcast data stream. This fested itself during beam tests in instability in the beam phase loop leading to dramatic beam losses.
was implemented by modulating the 17 bit word over the four of the PXI-e rate (on each line), which successfully tested with beam in April 2015. In February 2016, the system was used to supply the ls to the analogue LLRF system throughout the ISIS user cycle. The system was configured to provide a single 1RF input sweep to the analogue LLRF system and phase modulated 2RF sweep into each of the 2RF as shown in Figure 3 .
LLRF Configuration for first user cycle.
θ phase function were obtained from the ISIS VISTA controls via a , dubbed "PixyBroker", Group. This system, with occasional code updates, formed the t three years, during age control loops s controlled by between the cavity gap Volta monitor of the Tetrode grid voltage.
Hz or so, and so the loop error is reduced by applying a calculated "Caving the signal to 4.
) required for the ed mpled at up to 250MHz. This was successfully tested with However, when the above system was expanded to be used with more LO FPGAs, the increased time taken to bined the from 2.6µs to 5.2µs.
express backplane for system configuration data, which is bility in the mented e which In February 2016, the system was used to supply the ls to the analogue LLRF system throughout the ISIS user cycle. The system was configured to provide a single 1RF input sweep to the analogue LLRF system and phase modulated 2RF sweep into each of the 2RF ction were obtained from the ISIS VISTA controls via a , This system, with occasional code updates, formed the ing age control loops s controlled by ta monitor of the Tetrode grid voltage.
Hz or so, and so vto 
DEPLOYED SYSTEM ARCH
The D-LLRF system as currently depl schematically in figure rently still used to pass data to and from the system, where parameters are is relies on poll a faster MQTT based which will make para The Windows Host with tabbed panes (usually only accessed FLG setup pane which contains Beam loop gain se and displays the top and bo sweep. The status tab i LLRF system and a FPGA tab allows interactive editing of ters for each cavity loop operation an virtual "Function Mo ues of function , eg the demanded gapvolts a The Windows PC is also scope VI, which can u 10000 point channels shown in figure 7 lected in each FPGA and kplane to the RT contro single FPGA can be stream for display on Triggering of the display is currently applied by thres olding the displayed signals on the PC VI, but local tri gering on each VI will soon be implemented which should reduce the The FLG FPGA code FPGA on the NI 0MS/s, 4 channel shown schematically in figure iggering of the display is currently applied by thres olding the displayed signals on the PC VI, but local tri gering on each VI will soon be implemented which should reduce the traffic on the PXI FLG FPGA code is implemented using LabView NI-7966R FPGA 4 channel, 14 bit digit matically in figure 8
FLG FPGA System Diagram
LO FPGA Modules. The PixyBroker ed to pass data to and from the set by machine o of the VISTA database cha method is currently being tes ter updates event dri vides a local user interface access the RF setup RF experts). These i ne which contains Beam loop gain se tom frequency for the cludes deployment status for the simple LPRF On/Off button llows interactive editing of the se phase offsets, Open / Closed Loop gains. A further ule" channels with from the VISTA co demanded gapvolts amplitude pro used to operate a pdate up to 4 simultaneous up to a 50Hz refresh rate tual signals are generated an streamed over the PCI ler where the channels ed and sent via a the host PC.
VI.
iggering of the display is currently applied by thres olding the displayed signals on the PC VI, but local tri gering on each VI will soon be implemented which traffic on the PXI-e bus. mplemented using LabView R FPGA module digitiser module 8.
System Diagram.
PixyBroker VI is ed to pass data to and from the controls chine operators. base channels and rently being tested driven. vides a local user interface the RF setup parameters ). These include an ne which contains Beam loop gain settings quency for the RF ployment status for the simple LPRF On/Off button. The LO setup parame-Open / Closed ther tab displays with "last sent" VISTA controls sysofile a virtual oscilpdate up to 4 simultaneous, fresh rate, as tual signals are generated and streamed over the PCI-express channels for a sent via a network iggering of the display is currently applied by thresholding the displayed signals on the PC VI, but local triggering on each VI will soon be implemented which mplemented The B ሶ signal, t outputs are digi into the FLG give B, which is then mapped to The F inc word Frequency law Trim fun controls system and signals, before being tran FPGA modules by the trigger line modulation scheme.
Previous tests digitised beam s CORDIC alg Figure 9 shows a comparison of the beam phase signal measured using this approach with that existing analogue beam phase loop. implemented existing analogue beam phase loop nal may then be used to correction and poss nents for use in Figure 9 : Analogue and Digital
The FLG FPGA module is also used to distribute the Frame start other FPGA modules, which will enable pulsing of expe imental parameter values at repetition frequencies from 50Hz down to 50 triggering different TS2 beam.
The LO FPGA is implement ules.
Figure 10: LO
The Gap Voltage monitor signal is digit 5782 transceiver adapter at 250MS/s FPGA. The signal signal, together with the 3 re digitised on the FLG FPGA. Here, give B, which is then mapped to word is summed with cy law Trim func s system and scaled ve before being tran FPGA modules by the trigger line modulation scheme.
ous tests successfully beam sum electrode signal fo CORDIC algorithm to ge shows a comparison of the beam phase signal measured using this approach with that existing analogue beam phase loop.
lemented on the operational sy logue beam phase loop may then be used to gene and possibly pr use in Feed Forward Beam Compensatio
Analogue and Digital
The FLG FPGA module is also used to distribute the trigger and machine timing signals other FPGA modules, which will enable pulsing of expe imental parameter values at repetition frequencies down to 50/640 triggering different parameter values for The LO FPGA code, shown schematically in Figure  ted on each of
LO FPGA System Diagram
Gap Voltage monitor signal is digit transceiver adapter at 250MS/s signal is decima er with the 3 an ised on the front end adapter and passed Here, the B ሶ signal give B, which is then mapped to F inc via a look up t summed with a scaled ction obtained from the VISTA scaled versions of the digi before being transferred to the local oscillator FPGA modules by the trigger line modulation scheme.
successfully used IQ electrode signal fo rithm to generate a beam phase signal. shows a comparison of the beam phase signal measured using this approach with that existing analogue beam phase loop. This will the operational system logue beam phase loop. The generate the Bunch Length Loop bly provide Beam eed Forward Beam Compensatio
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LOOP OPERATION
system architecture described abov to replace the analogue a single 1RF cavity during machine shifts in February and Ma
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These results were very encouraging and plans were made to deploy the design for all ten RF cavities. Several more FPGA modules would be required for the operational deployment for this number of systems, with sufficient spares. In early 2019, the FLG FPGA module and 4channel digitiser were replaced by a Kintex 7 PXIe7971R FPGA module and NI5783 4-channel transceiver adapter, as the FPGA utilisation was approaching 90% and a larger device would speed up compilation times and the additional 4 DAC channels on the new transceiver adapter could then be used to generate auxiliary signals such as the Frequency Law signal sent to the Beam Intensity monitor and an RF sweep used for machine extract timing. This would also allow the PXIe7966 FPGA modules already purchased as FLG FPGAs to be re-deployed as spare LO FPGA modules.
The new design with a digital IQ controller was deployed on the single 1RF cavity for the beginning of the ISIS user cycle in June 2019. However, 3 hours into the user cycle, the system lost synchronisation between some of the LO FPGAs, causing dramatic beam losses. Previously the system had been running stably for more than a week. The 4 channel digitiser adapter and Virtex-5 FPGA module were reinstated as FLG FPGA and beam was restored for the rest of the user cycle.
Subsequent investigations found differences in the clock implementation on new 7971R FPGA module leading to additional 2.5ns delay. This was just sufficient to cause sporadic loss of synchronisation. The FLG FPGA code was then changed to reduce the F inc bit clock rate to 20MHz (previously 40MHz), which would give sufficient room for any jitter on the bit transfer to fall well within the F inc bit update clock period.
The updated FLG code was commissioned on the Kintex-7 FPGA module and 4 channel transceiver adapter and this was deployed for the beginning of the ISIS user cycle starting on 10th September and has been successfully running to date. The six fundamental cavities are now controlled with the digital IQ loop, though due to problems elsewhere on the machine, available time to setup the digital feedforward beam compensation the systems was limited, so we are operating with traditional gridvoltage input to the cavity tuning loop and also using the analogue FFBC system until the next user cycle.
CONCLUSIONS & FUTURE WORK
The choice of the NI PXIe platform gave a fast route to implement the initial simple system designs but did then add constraints to the full design, requiring some lateralthinking solutions to be developed. The reconfigurable aspect of the FPGA modules enabled a gradual implementation of the system, which built confidence during the initial operation as a combined Frequency law generator / Master oscillator, and gave the ability to test individual 'add-on' pieces of code functionality during machine development time, prior to operational deployment. This approach may have led to a longer development time than designing a new, fully functioning system. However, the system has now been successfully commissioned for operational use in controlling the ISIS synchrotron RF cavities. The use of a digital IQ loop has given improved performance over the existing analogue amplitude and phase loops. Should feedforward beam compensation still be necessary, it will be implemented within the FPGA, allowing the ageing analogue beam compensation units to be removed and reduce machine downtime.
The digital IQ loop control will be deployed for all 10 RF cavities, with triggered virtual oscilloscope signals and an updated ISIS VISTA controls interface in early 2020. Also, the FLG FPGA code will be updated to use the Wall Current monitor signal to directly operate the beam phase and also the bunch length loops and also to provide the auxiliary signals for extraction triggering etc. Further development is required to operate the cavity tuning loop (beyond the current production of the RF sweep fed into the existing analogue system). This may require moving the feed forward beam compensation code onto the FLG FPGA, to allow room for the cavity tuning IQ demodulation on the LO FPGAs.
Future work will include updating the LLRF system in response to changing requirements caused by upgrades to the cavity high power drive amplifiers and bias regulators. We also aim to reduce the RF power budget by 10-20% with the use of beam triggered RF.
The LLRF team will be providing support for the LLRF system for the ISIS Front Test Stand [4, 5] , which has an initial design using the same NI PXI-e platform hardware. Many of the techniques and code (eg VISTA controls interface, IQ loops, etc.) may be re-used for this project.
